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The effect of thermal annealing on the properties of Al-AlOx-Al single electron tunneling transis-
tors is reported. After treatment of the devices by annealing processes in forming gas atmosphere at
different temperatures and for different times, distinct and reproducible changes of their resistance
and capacitance values were found. According to the temperature regime, we observed different
behaviors as regards the resistance changes, namely the tendency to decrease the resistance by an-
nealing at T = 200 ◦C, but to increase the resistance by annealing at T = 400 ◦C. We attribute this
behavior to changes in the aluminum oxide barriers of the tunnel junctions. The good reproducibil-
ity of these effects with respect to the changes observed allows the proper annealing treatment to
be used for post-process tuning of tunnel junction parameters. Also, the influence of the annealing
treatment on the noise properties of the transistors at low frequency was investigated. In no case
did the noise figures in the 1/f -regime show significant changes.
PACS numbers: 73.23.H, 73.23.Hk, 73.40.Gk, 73.40.Rw, 85.30.Wx
I. INTRODUCTION
Within the last decade, single electron tunneling (SET)
devices have been intensively investigated and have
demonstrated their great potential for unique applica-
tions [1, 2]. For instance, SET transistors may be used
as ultrasensitive electrometers of a minimal charge reso-
lution of less than 10−5e/
√
Hz at 10 Hz [3]. These rather
simple SET devices consist of two ultrasmall tunnel junc-
tions, characterized by parameters such as their tunnel
resistance R and their junction capacitance C, connected
in series by a metallic island being capacitively coupled
to a gate electrode with capacitance CG.
In this paper, we present a study showing that a suit-
able forming gas annealing (FGA) process can be used
to tune the junction properties of conventional Al-AlOx-
Al SET transistors in a controllable way. Recently, sev-
eral groups have extensively studied the effects of thermal
annealing on µm-scaled Nb-Al/AlOx-Nb Josephson junc-
tions with regard to the junction properties [4, 5, 6, 7].
However, adequate attention has so far not been paid to
similar studies on tunnel devices comprising nm-scaled
Al-AlOx-Al junctions.
We had two motives in processing metallic SET tran-
sistor samples by FGA: Firstly, we aimed at investigat-
ing the influence of a thermal annealing procedure on
the tunnel junctions with respect to R and C. Here, the
forming gas simply served as a protective atmosphere to
prevent the unwanted excessive oxidation of the tunnel
junctions. Secondly, forming gas annealing performed
at the end of CMOS process lines in the semiconductor
industry, is a traditional method for of healing process-
induced defects by the passivation of electrically active
traps in the Si/SiO2 substrate material [8, 9, 10, 11].
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Also, it is well known that the typical 1/f -like excess
charge noise, measured in the low-frequency regime of
conventional SET transistors, is caused by the motion of
background charges in the dielectric surroundings of the
transistor islands (see, for example, [3, 12] and references
therein). Hence, it was our special interest to study the
effect of the FGA treatment on the noise behavior of our
samples that were also prepared on Si/SiO2 substrates.
II. EXPERIMENT
We prepared standard SET transistors by the con-
ventional shadow evaporation technique on an Si sub-
strate wafer with a thermally oxidized SiO2 surface layer
(300 nm thick). The three-layer mask was made of
PMMA/Ge/copolymer. After patterning of the PMMA
layer using e-beam exposure and a developing process,
the pattern was transferred to the Ge layer by an etch-
ing process in a CF4 plasma, followed by oxygen plasma
etching of the copolymer layer creating the undercut for
the following shadow evaporation. Next, two layers of
aluminum were deposited by e-gun evaporation under
different angles, and in situ oxidation of the bottom
Al layer (200 Pa O2, 10 min) between the evaporation
steps formed the Al-AlOx-Al tunnel junctions. Each of
the sample chips carried eight transistors whose junction
sizes were intentionally varied on each chip while the is-
land dimensions were kept constant (Fig. 1).
The sample chips were annealed in an electrical fur-
nace at a temperature of 200 ◦C or 400 ◦C in a forming
gas atmosphere of 10 % H2 and 90 % N2 (by volume) at
a total pressure ≈ 800 hPa. Before and between succes-
sive annealing cycles, the furnace chamber was flushed
with forming gas and evacuated several times to mini-
mize the amount of residual oxygen in the system that
entered the system when it was opened to the air. An-
nealing time dependent resistance changes of the samples
2500nm
gate
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FIG. 1: SEM picture of a typical SET transistor after FGA
at 400 ◦C for 45 min. No changes are seen in comparison with
the picture before annealing. The areas of the tunnel junc-
tions are about 80×80 nm2, the total initial island capacitance
CΣ,0 = 500 aF, and the total initial resistance RΣ,0 = 380 kΩ.
were traced by multimeter measurements under normal
conditions, performed between successive annealing cy-
cles. The low temperature characterization of the sam-
ples was performed in a top-loading dilution refrigerator
at T = 25 mK and B = 1 T before and directly after
FGA treatment [13]. All signal lines were equipped with
Thermocoax cables about 1 m in length, serving as mi-
crowave frequency filters [14], and a low-noise electronic
setup, consisting of a symmetrical current or voltage bias
and low-noise preamplifiers, was used for the measure-
ments. Noise spectra were recorded using an HP 89410A
spectrum analyzer. The total resistance value RΣ ≈ 2R
of a sample was given by the asymptotic differential re-
sistance. The external impedance of the aluminum lines
connected to the island was rather low, so the total ca-
pacitance CΣ was derived by extrapolating the linear part
of the “offset plot”, i.e. Uoff ≡ U − IdU/dI versus U , to
zero voltage [15, 16].
III. RESULTS AND DISCUSSION
All samples investigated survived the annealing treat-
ment, as it was checked by multimeter measurements di-
rectly after FGA. In particular, even after annealing at
400 ◦C for 45 min, the SET transistors retained their
typical gate modulation properties without any indica-
tion of qualitative degradation. Some samples were also
inspected using an electron microscope before and after
the FGA (Fig. 1), but no visible changes in their shape
or surface morphology due to the annealing process were
detected. However, distinct quantitative changes in the
main electrical parameters of all samples occurred that
are described in the following.
A. Junction parameters after FGA at 200 ◦C
A series of 27 transistor samples with junctions of dif-
ferent size (RΣ,0 ≈ 100 kΩ - 800 kΩ, CΣ,0 ≈ 1.1 fF -
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FIG. 2: (a) Effect of decreasing sample resistances after FGA
at 200 ◦C for different annealing times with the typical be-
havior of resistance saturation after 30 min of annealing. (b)
Relative change ∆RΣ/RΣ,0 = (RΣ − RΣ,0)/RΣ,0 for several
samples versus their initial resistance values RΣ,0. Resistance
values are given in units of kΩ, and the shapes of the symbols
correspond to individual transistor samples.
0.25 fF) was exposed to FGA at a temperature of 200 ◦C
for 15 min to 120 min. 16 transistor samples were char-
acterized at 25 mK before and after the FGA. Unex-
pectedly, we observed a decrease of the sample resistance
RΣ during annealing. The typical behavior is demon-
strated in Fig. 2, showing the relative resistance change
∆RΣ/RΣ,0 ≡ (RΣ−RΣ,0)/RΣ,0 versus RΣ,0, and the sat-
uration of the resistance change after about 30 min. For
all samples, we found a quite similar change of the sat-
urated ∆RΣ/RΣ,0 of about 30 % - 40 %. This behavior
was reproduced for different sample chips and annealing
runs.
We verified that the junctions retained pure tunnel
contact behavior after the annealing treatments by mak-
ing sure that all samples showed a distinct Coulomb
blockade regime with a zero current state. Thus, we con-
clude that the resistance decrease is associated with a
reduction of the effective barrier thickness. On the ba-
sis of a simple plate capacitor junction geometry where
any change in the junction resistance is due to changes
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FIG. 3: Offset plot for two transistors with different junction
sizes, illustrating that FGA at 200 ◦C seemingly caused no
changes to the voltage offset Uoff of either device (T = 25
mK, B = 1 T).
in the tunnel barrier composition, and/or thickness, we
calculated the tunnel resistance, assuming a rectangular
energy barrier of height φ and thickness s [17]. With
φ = 1.9 eV - 2.6 eV for the thermally oxidized alu-
minum oxide barrier [18, 19] and with an initial thickness
s0 = 0.7 nm - 0.8 nm (to fit the RΣ,0 values), we esti-
mated a barrier thickness change ∆s/s0 = −4 %, corre-
sponding to the saturated resistance change. In the plate
capacitor model, this relative thickness change should be
reflected by a similar relative capacitance increase of the
junctions. Although the corresponding offset plots seem-
ingly indicate no change in CΣ and, respectively, in C
(Fig. 3), we cannot rule out such a small change within
the uncertainty due to data scattering.
In principle, finding a junction thickness decrease due
to thermal annealing seems contrary to intuition and is in
conflict with earlier results for thermal annealing effects
on Nb-Al/AlOx-Nb Josephson junctions [4, 5, 6, 7]. Here,
it was found without exception that annealing treatments
in the range from T = 0 ◦C to 350 ◦C resulted in an
increase in the normal state junction resistance, indicat-
ing an increase in thickness of the AlOx barriers. As in
our case, the AlOx barriers were thermally oxidized but
the materials and the deposition methods for the junc-
tion fabrication were different (sputtering in the case of
the niobium junctions, but e-gun evaporation of the alu-
minum devices), which might lead to the differences in
the annealing behaviors.
Although we have at present no direct method to in-
vestigate the microscopic changes in the barrier, we may
speculate about the scenario during annealing: Firstly,
in the presence of water, aluminum is known to form
many hydroxides from Al2O3·H2O (diaspore, AlO(OH))
to Al2O3·3H2O (gibbsite, AlO(OH)3) and substances of
intermediate composition [20]. Although the initial pres-
sure in our evaporation chamber was ≈ 10−5 Pa, a small
residual water vapor content, and, thus, a deviation of
the barrier composition from pure Al2O3 cannot be ruled
out. The different hydroxide phases vary in crystalline
structure, and dehydration temperatures of 145 ◦C and
more are reported [20]. Even at moderate temperatures
of 200 ◦C, the barrier morphology may therefore be af-
fected by re-crystalization processes or changes in compo-
sition, possibly decreasing the effective barrier thickness.
Although our data to not provide a clear indication about
an associated increase in junction capacitance, even the
case of C ≈ C0 and R < R0 is possible if the mean
barrier thickness is unchanged (s¯ ≈ s0), but small sharp
spikes form on the electrode surface (for instance due
to re-crystalization processes). Such spikes, “pricking”
into the barrier, could focus the current distribution on
small areas with reduced barrier thickness and, due to
the exponential dependence of the tunnel resistance on
this parameter, reduce the total resistance.
Of course, in addition to the modifications of the bar-
rier morphology, dehydration processes or changes in
composition would affect the barrier height φ in an un-
predictable way. Also, the relaxation of stress inside the
layers might influence the interface morphology. We thus
may state that our phenomenological observations are
distinct and reproducible, but a detailed microscopic ex-
planation is speculative at present.
B. Junction parameters after FGA at 400 ◦C
14 transistors with the initial sample parameters
RΣ,0 ≈ 80 kΩ - 410 kΩ and CΣ,0 ≈ 1.4 fF - 0.4 fF
were exposed to FGA at a temperature of 400 ◦C. For all
samples we found that the resistance values had approxi-
mately doubled after 15 min, while after 45 min they were
about three times RΣ,0 (Fig. 4(a)). Again, this effect was
independent of the initial resistance RΣ,0 (Fig. 4(b)).
Also, the offset plots of these samples showed a signif-
icant increase in Uoff after the annealing (Fig. 5), reflect-
ing a decrease of CΣ. Assuming that CΣ = 2C+CG+CS,
where CS ≈ 20 aF - 40 aF is the stray capacitance of the
1 µm long transistor islands [16, 21], we estimated the
mean capacitance C of the junctions for each transistor
[22]. Fig. 6 shows the relative decrease of the tunnel
capacitance ∆C/C0 ≡ (C − C0)/C0 versus C0. After
15 min of annealing, the junction capacitances had de-
creased about 15 % - 20 %, and after 45 min about 20 %
- 30 % from their initial values.
These results clearly indicate that the effective oxide
barrier thickness increases as a result of the FGA treat-
ment. In accordance with papers [4, 5, 6, 7], we attribute
the annealing induced oxide barrier growth by the reac-
tion with unbound oxygen, coming either from interstitial
lattice sites in the proximity of the junctions and diffus-
ing - thermally activated - towards the barrier, or directly
from dissociation of aluminum hydroxides in the barrier.
As described in the previous section, we estimated the
relative increase in thickness corresponding to the change
in resistance after 45 min, and found ∆s/s0 ≈ 9 %. Since
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FIG. 4: Dependence of the relative sample resistance increase
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FIG. 5: Offset plot for two different transistors before and
after 15 min of FGA at 400 ◦C (T = 25 mK, B = 1 T).
Clearly, the voltage offset Uoff has increased after annealing.
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FIG. 6: Reduction of the mean tunnel capacitance C for dif-
ferent transistors after 15 min and 45 min of FGA at 400 ◦C,
represented as the relative change ∆C/C0, versus the initial
values C0.
this is significantly less than the value derived from the
capacitance analysis, we conclude that the simple plate
capacitor model for the tunnel junctions breaks down
and that a non-uniform change of the barrier thickness
has taken place along the junction cross section. In prin-
ciple, such non-uniform changes may easily explain our
findings due to the different functional dependence of
tunnel resistance R and junction capacitance C on the
distance between the tunneling electrodes. Nevertheless,
our study does not enable us to make more precise state-
ments about the microscopic changes in the barriers.
C. Low-frequency noise behavior
Si wafers with a thermally oxidized SiO2 surface layer
are the most commonly used substrate material, not only
for the preparation of SET devices but also in semicon-
ductor industry. There, the CMOS devices are typically
processed by FGA at 400 ◦C for about 30 min, since
this treatment is especially suitable to heal defects in the
Si/SiO2 interface (see, for instance, [8, 9, 10, 11] and
reference therein). It is known that so-called interface
charge traps are located at the Si/SiO2 interface, able to
exchange carriers with the Si. FGA leads to a hydrogen
passivation of these defects so that the interface density
of states is typically reduced by one order of magnitude
[8, 23] and the device performance is improved gener-
ally. Recently, it has been shown that an FGA process
similar to that we carried out reduced the power of the
low frequency 1/f noise in bipolar junction transistors by
a factor of five, which indicates that the interface traps
were effectively passivated by hydrogen [11].
Using our SET transistors prepared on such Si/SiO2
substrate as ultrasensitive electrometers, we tried to fig-
ure out the effects of FGA on the noise figures in the
low frequency regime, i.e. in the range f = 1 Hz to 100
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FIG. 7: (a) Typical 1/f -like charge noise spectra of a tran-
sistor before and after different durations of FGA at 400 ◦C
(T = 25 mK, B = 1 T, I = 50 pA). (b) Annealing time depen-
dence of the charge noise figures QN at f = 10 Hz for several
samples after FGA at 200 ◦C (open symbols) and 400 ◦C
(solid symbols).
Hz. Before and after annealing at 200 ◦C and 400 ◦C, we
found the typical 1/f -like noise power spectra, indicating
the activities of independently switching noise sources in
the dielectric surroundings of the transistor islands. By
checking that the noise signal was proportional to the
gain in the working point of each transistor, we could
make sure that the noise sources were acting on the in-
put of the electrometer, which justified the conversion
of the measured noise signals into effective charge noise
QN(f) (see Fig. 7(a)). The annealing time dependence
of the charge noise figures QN at f = 10 Hz for a several
transistors (after FGA at 200 ◦C and 400 ◦C) is demon-
strated in Fig. 7(b). We generally found that the noise
figures varied after thermal cycling between the different
characterization runs, but the changes showed no mono-
tonic trend. This is the usual behavior of SET devices
when thermal cycling alters the potential “landscape” in
which the charge traps are frozen in. Moreover, all val-
ues of QN(10 Hz) were found to be in the range between
some 10−4e/
√
Hz and some 10−3e/
√
Hz, which is the typ-
ical noise level for conventional SET transistors (see, e.g.,
[3, 12], and references therein).
Our experiments indicate that FGA processing has
no significant effect on the level of the 1/f -like charge
noise in SET transistors, which is in contrast to the re-
cent experiments on the CMOS bipolar junction transis-
tors [11]. The reason probably is that hydrogen passiva-
tion mainly affects noise sources in the Si/SiO2 interface,
which is 300 nm below the noise-sensing devices in our
case, whereas the charge traps dominating the total noise
in our SET devices are located closer to the transistor is-
land, for instance on the substrate surface.
IV. CONCLUSION
We investigated the effect of thermal annealing in a
forming gas atmosphere on the properties of Al-AlOx-
Al SET transistors and found distinct and reproducible
changes of the junction parameters. After annealing at
T = 200 ◦C, the sample resistanceRΣ decreased by about
30 % - 40 %, while the total capacitance CΣ remained
nearly unchanged. After annealing at T = 400 ◦C, we
found an increase in RΣ, associated with a reduction of
CΣ. In both cases, the effects are attributed to changes
in morphology, composition and/or effective thickness in
the oxide barriers of the junctions, which are believed
to be independent of the composition of the protective
atmosphere. Moreover, the changes obtained appeared to
be stable, i.e. within several weeks no degradation back
to the initial sample values RΣ,0 and CΣ,0 was observed.
In addition, the influence of forming gas annealing on
the noise properties of the transistors at low frequency
was investigated. Here, we found no significant reduc-
tion of the noise level in the 1/f -regime due to potential
hydrogen passivation of charge traps.
The good reproducibility of the observed effects sug-
gests that a proper thermal annealing treatment may be
used for safe post-process tuning of the junction param-
eters in SET devices. Firstly, annealing in a protective
atmosphere at T ≈ 400 ◦C may be used to increase the
tunnel resistance R in an easily controllable way, for in-
stance to enhance SET effects in devices with insufficient
R0 . RK = h/e
2 ≈ 25.8 kΩ. Secondly, annealing at
T ≈ 200 ◦C, causing a tunnel resistance drop of about
30 % - 40 %, might be useful to enhance the Joseph-
son coupling energy EJ ∝ R−1 in the junctions of SET
devices that should also offer superconducting properties
(as, for instance, the Bloch transistor [24]) but are on the
borderline of their performance due to the initial sample
parameters.
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